A 2.2 GHz continuous-time Δ Σ ADC With-102 dBc THD and 25 MHz bandwidth

Lucien Breems, Muhammed Bolatkale, Hans Brekelmans, Shagun Bajoria, Jan Niehof, Robert Rutten, Bert Oude-Essink, Franco Fritschij, Jagdip Singh, Gerard Lassche

Research output: Contribution to journalArticleAcademicpeer-review

35 Citations (Scopus)


This paper presents a 2.2 GHz continuous-time Δ Σ ADC that achieves-102 dBc THD and 77 dB SNDR in 25 MHz bandwidth over process, voltage, and temperature (PVT) variations. Measured second-order intermodulation distortion (IM2) and the third-order intermodulation distortion (IM3) are-115 dBc and-114 dBc, respectively. The modulator comprises a 4th-order loop filter with inverter-based single-opamp resonators, a 1-bit quantizer with dither circuitry and ELD compensation and 1-bit feedback DACs that are highly insensitive to process spread and mismatch. The 1-bit DAC incorporates a wideband high precision series-shunt voltage regulator to mitigate dynamic errors associated with DAC switching. The ADC was fabricated in TSMC 65 nm CMOS and the active die area including the regulators is 0.6 mm2. The total power consumption of the 1.2 V supplied modulator core is 41.4 mW.

Original languageEnglish
Article number7543462
Pages (from-to)2906-2916
Number of pages11
JournalIEEE Journal of Solid-State Circuits
Issue number12
Publication statusPublished - 1 Dec 2016


  • Analog-to-digital conversion
  • continuous-time
  • delta-sigma
  • oversampling ADCs
  • radio receiver
  • voltage regulator


Dive into the research topics of 'A 2.2 GHz continuous-time Δ Σ ADC With-102 dBc THD and 25 MHz bandwidth'. Together they form a unique fingerprint.

Cite this