A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area

G. Villar-Pique; Henk jan Bergveld; R. Karadi

doi:10.1109/VLSIC.2015.7231314

A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area

G. Villar-Pique, Henk jan Bergveld, R. Karadi

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

9 Citations (Scopus)

1 Downloads (Pure)

Abstract

This paper presents a boost switched-capacitor power converter (SCPC) in 140nm CMOS converting a wide input voltage range (2.6V to 4.2V) to an output voltage of 5V at 1W output power. It achieves the highest applicable number of conversion ratios with the lowest number of floating capacitors to date. With 8 conversion ratios and only 4 small floating capacitors, a high peak efficiency of 94.5%, a very small PCB area of 8.1mm2, and a low thickness of 0.5mm are achieved.

Original language	English
Title of host publication	Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan
Place of Publication	Piscataway
Publisher	Institute of Electrical and Electronics Engineers
Pages	C338-C339
Number of pages	2
ISBN (Print)	978-4-86348-502-0
DOIs	https://doi.org/10.1109/VLSIC.2015.7231314
Publication status	Published - 2015
Event	2015 Symposium on VLSI Circuits (VLSIC 2015) - Rihga Royal Hotel Kyoto, Kyoto, Japan Duration: 16 Jun 2015 → 19 Jun 2015 http://www.vlsisymposium.org/Past/15web/

Conference

Conference	2015 Symposium on VLSI Circuits (VLSIC 2015)
Abbreviated title	VLSIC 2015
Country/Territory	Japan
City	Kyoto
Period	16/06/15 → 19/06/15
Other	Symposium held jointly with the 2015 Symposium on VLSI Technology
Internet address	http://www.vlsisymposium.org/Past/15web/

Access to Document

10.1109/VLSIC.2015.7231314

Cite this

Villar-Pique, G., Bergveld, H. J., & Karadi, R. (2015). A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area. In Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan (pp. C338-C339). Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/VLSIC.2015.7231314

@inproceedings{bad94c8cd8d54c6a85628758738c77dc,

title = "A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area",

abstract = "This paper presents a boost switched-capacitor power converter (SCPC) in 140nm CMOS converting a wide input voltage range (2.6V to 4.2V) to an output voltage of 5V at 1W output power. It achieves the highest applicable number of conversion ratios with the lowest number of floating capacitors to date. With 8 conversion ratios and only 4 small floating capacitors, a high peak efficiency of 94.5%, a very small PCB area of 8.1mm2, and a low thickness of 0.5mm are achieved.",

author = "G. Villar-Pique and Bergveld, {Henk jan} and R. Karadi",

year = "2015",

doi = "10.1109/VLSIC.2015.7231314",

language = "English",

isbn = "978-4-86348-502-0",

pages = "C338--C339",

booktitle = "Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan",

publisher = "Institute of Electrical and Electronics Engineers",

address = "United States",

note = "2015 Symposium on VLSI Circuits (VLSIC 2015), VLSIC 2015 ; Conference date: 16-06-2015 Through 19-06-2015",

url = "http://www.vlsisymposium.org/Past/15web/",

}

Villar-Pique, G, Bergveld, HJ & Karadi, R 2015, A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area. in Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan. Institute of Electrical and Electronics Engineers, Piscataway, pp. C338-C339, 2015 Symposium on VLSI Circuits (VLSIC 2015), Kyoto, Japan, 16/06/15. https://doi.org/10.1109/VLSIC.2015.7231314

A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area. / Villar-Pique, G.; Bergveld, Henk jan; Karadi, R.
Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan. Piscataway: Institute of Electrical and Electronics Engineers, 2015. p. C338-C339.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review

TY - GEN

T1 - A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area

AU - Villar-Pique, G.

AU - Bergveld, Henk jan

AU - Karadi, R.

PY - 2015

Y1 - 2015

N2 - This paper presents a boost switched-capacitor power converter (SCPC) in 140nm CMOS converting a wide input voltage range (2.6V to 4.2V) to an output voltage of 5V at 1W output power. It achieves the highest applicable number of conversion ratios with the lowest number of floating capacitors to date. With 8 conversion ratios and only 4 small floating capacitors, a high peak efficiency of 94.5%, a very small PCB area of 8.1mm2, and a low thickness of 0.5mm are achieved.

AB - This paper presents a boost switched-capacitor power converter (SCPC) in 140nm CMOS converting a wide input voltage range (2.6V to 4.2V) to an output voltage of 5V at 1W output power. It achieves the highest applicable number of conversion ratios with the lowest number of floating capacitors to date. With 8 conversion ratios and only 4 small floating capacitors, a high peak efficiency of 94.5%, a very small PCB area of 8.1mm2, and a low thickness of 0.5mm are achieved.

U2 - 10.1109/VLSIC.2015.7231314

DO - 10.1109/VLSIC.2015.7231314

M3 - Conference contribution

SN - 978-4-86348-502-0

SP - C338-C339

BT - Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

T2 - 2015 Symposium on VLSI Circuits (VLSIC 2015)

Y2 - 16 June 2015 through 19 June 2015

ER -

Villar-Pique G, Bergveld HJ, Karadi R. A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area. In Proceedings of the IEEE 2015 Symposium on VLSI Circuits (VLSI). 17-19 June 2015, Kyoto, Japan. Piscataway: Institute of Electrical and Electronics Engineers. 2015. p. C338-C339 doi: 10.1109/VLSIC.2015.7231314

A 1W 8-ratio switched-capacitor boost power converter in 140nm CMOS with 94.5% efficiency, 0.5mm thickness and 8.1mm2 PCB area

Abstract

Conference

Access to Document

Fingerprint

Cite this