A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting

Martin Kramer, Erwin Janssen, Kostas Doris, Boris Murmann

Research output: Contribution to journalArticleAcademicpeer-review

11 Citations (Scopus)
1 Downloads (Pure)

Abstract

We present a successive approximation register analog-to-digital converter (ADC) that employs a comparator with time-varying noise performance, realized by changing the integration time of a Gm-C preamplifier. This approach allows us to relax precision and enhance speed during noncritical decisions, leading to an aggregate speed-up of 22% compared to a conventional design. The ADC operates at 30 MS/s, achieves a peak signal-to-noise and distortion ratio of 77.2 dB, and consumes 38 mW from 1.2 V/2.5 V supplies, corresponding to a Schreier FOM of 163.1 dB (161.6 dB at Nyquist). The proof-of-concept converter is implemented in a 40-nm LP complementary metal-oxide semiconductor process and occupies 0.24 mm2.

Original languageEnglish
Article number7453191
Pages (from-to)116-120
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume64
Issue number2
DOIs
Publication statusPublished - 1 Feb 2017

Fingerprint

Digital to analog conversion
Gears
Metals
Oxide semiconductors

Keywords

  • Analog-to-digital converter (ADC)
  • complementary metal-oxide semiconductor (CMOS)
  • redundancy
  • successive approximation register (SAR)

Cite this

Kramer, Martin ; Janssen, Erwin ; Doris, Kostas ; Murmann, Boris. / A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting. In: IEEE Transactions on Circuits and Systems II: Express Briefs. 2017 ; Vol. 64, No. 2. pp. 116-120.
@article{1e0971da1b5a49ce915288afbd27c37f,
title = "A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting",
abstract = "We present a successive approximation register analog-to-digital converter (ADC) that employs a comparator with time-varying noise performance, realized by changing the integration time of a Gm-C preamplifier. This approach allows us to relax precision and enhance speed during noncritical decisions, leading to an aggregate speed-up of 22{\%} compared to a conventional design. The ADC operates at 30 MS/s, achieves a peak signal-to-noise and distortion ratio of 77.2 dB, and consumes 38 mW from 1.2 V/2.5 V supplies, corresponding to a Schreier FOM of 163.1 dB (161.6 dB at Nyquist). The proof-of-concept converter is implemented in a 40-nm LP complementary metal-oxide semiconductor process and occupies 0.24 mm2.",
keywords = "Analog-to-digital converter (ADC), complementary metal-oxide semiconductor (CMOS), redundancy, successive approximation register (SAR)",
author = "Martin Kramer and Erwin Janssen and Kostas Doris and Boris Murmann",
year = "2017",
month = "2",
day = "1",
doi = "10.1109/TCSII.2016.2554858",
language = "English",
volume = "64",
pages = "116--120",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers",
number = "2",

}

A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting. / Kramer, Martin; Janssen, Erwin; Doris, Kostas; Murmann, Boris.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 64, No. 2, 7453191, 01.02.2017, p. 116-120.

Research output: Contribution to journalArticleAcademicpeer-review

TY - JOUR

T1 - A 14-bit 30-MS/s 38-mW SAR ADC using noise filter gear shifting

AU - Kramer, Martin

AU - Janssen, Erwin

AU - Doris, Kostas

AU - Murmann, Boris

PY - 2017/2/1

Y1 - 2017/2/1

N2 - We present a successive approximation register analog-to-digital converter (ADC) that employs a comparator with time-varying noise performance, realized by changing the integration time of a Gm-C preamplifier. This approach allows us to relax precision and enhance speed during noncritical decisions, leading to an aggregate speed-up of 22% compared to a conventional design. The ADC operates at 30 MS/s, achieves a peak signal-to-noise and distortion ratio of 77.2 dB, and consumes 38 mW from 1.2 V/2.5 V supplies, corresponding to a Schreier FOM of 163.1 dB (161.6 dB at Nyquist). The proof-of-concept converter is implemented in a 40-nm LP complementary metal-oxide semiconductor process and occupies 0.24 mm2.

AB - We present a successive approximation register analog-to-digital converter (ADC) that employs a comparator with time-varying noise performance, realized by changing the integration time of a Gm-C preamplifier. This approach allows us to relax precision and enhance speed during noncritical decisions, leading to an aggregate speed-up of 22% compared to a conventional design. The ADC operates at 30 MS/s, achieves a peak signal-to-noise and distortion ratio of 77.2 dB, and consumes 38 mW from 1.2 V/2.5 V supplies, corresponding to a Schreier FOM of 163.1 dB (161.6 dB at Nyquist). The proof-of-concept converter is implemented in a 40-nm LP complementary metal-oxide semiconductor process and occupies 0.24 mm2.

KW - Analog-to-digital converter (ADC)

KW - complementary metal-oxide semiconductor (CMOS)

KW - redundancy

KW - successive approximation register (SAR)

UR - http://www.scopus.com/inward/record.url?scp=85011690574&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2016.2554858

DO - 10.1109/TCSII.2016.2554858

M3 - Article

AN - SCOPUS:85011690574

VL - 64

SP - 116

EP - 120

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 2

M1 - 7453191

ER -