A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain using carry-save format numbers

Y. Huang, A. Kapoor, R. Rutten, J. Pineda de Gyvez

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

1 Citation (Scopus)
2 Downloads (Pure)

Abstract

In this paper we analyze the architecture of a 13 bits 4.096 GHz multistage decimation filter for multi-standards radio receivers. The proposed solution uses shift-and-adder for high data rate decimation stages and hardware multiply-accumulator for low data rate stages. It also explored the benefits of using Carry-Save format numbers over binary format number. The proposed decimation filter chain is implemented in 45 nm CMOS technology, which exploits the advantage of all architectures and exhibit the best area-power trade-off. It reduces power by 13.7%, compared with a conventional filter chain using only binary number which equals in area.

Original languageEnglish
Title of host publicationNORCHIP 2013 Conference, 11-13 November 2013, Vilnius, Lithuana
Place of PublicationBrussels
PublisherIEEE Computer Society
ISBN (Print)9781479916474
DOIs
Publication statusPublished - 2013
EventNORCHIP 2013 - Vilnius, Lithuania
Duration: 11 Nov 201312 Nov 2013

Conference

ConferenceNORCHIP 2013
CountryLithuania
CityVilnius
Period11/11/1312/11/13

Fingerprint

Dive into the research topics of 'A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain using carry-save format numbers'. Together they form a unique fingerprint.

Cite this