A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes

P.J.A. Harpe, G. Dolmans, K.J.P. Philips, H.W.H. Groot, de

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

23 Citations (Scopus)
2 Downloads (Pure)

Abstract

This paper presents a flexible SAR ADC in 90nm CMOS for wireless sensor nodes. By supporting resolutions from 7 to 10bit and sample rates from DC to 2MS/s, this design can be used for a variety of applications such as sensor interfacing and receiver frontends. Flexibility is achieved by a reconfigurable comparator and a reconfigurable DAC. Compared to prior art, this work substantially improves power-efficiency and enables low-voltage operation by employing a pseudo-differential DAC switching scheme, offset compensation and simplified asynchronous logic control. The measured chip achieves power-efficiencies of 2.8–6.6fJ/conversion-step at 2MS/s and 0.7V supply. The FOM is maintained down to kS/s-range as the leakage is only 2nW.
Original languageEnglish
Title of host publicationProceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages373-376
DOIs
Publication statusPublished - 2012
Event38th European Solid-State Circuits Conference (ESSCIRC 2012) - Bordeaux Convention Center, Bordeaux, France
Duration: 17 Sep 201221 Sep 2012
Conference number: 38

Conference

Conference38th European Solid-State Circuits Conference (ESSCIRC 2012)
Abbreviated titleESSCIRC 2012
CountryFrance
CityBordeaux
Period17/09/1221/09/12

Fingerprint

Sensor nodes
Sensors
Electric potential
Compensation and Redress

Cite this

Harpe, P. J. A., Dolmans, G., Philips, K. J. P., & Groot, de, H. W. H. (2012). A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes. In Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France (pp. 373-376). Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ESSCIRC.2012.6341363
Harpe, P.J.A. ; Dolmans, G. ; Philips, K.J.P. ; Groot, de, H.W.H. / A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes. Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France. Piscataway : Institute of Electrical and Electronics Engineers, 2012. pp. 373-376
@inproceedings{cc9ad63a8fff43af96cdbac468ab6675,
title = "A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes",
abstract = "This paper presents a flexible SAR ADC in 90nm CMOS for wireless sensor nodes. By supporting resolutions from 7 to 10bit and sample rates from DC to 2MS/s, this design can be used for a variety of applications such as sensor interfacing and receiver frontends. Flexibility is achieved by a reconfigurable comparator and a reconfigurable DAC. Compared to prior art, this work substantially improves power-efficiency and enables low-voltage operation by employing a pseudo-differential DAC switching scheme, offset compensation and simplified asynchronous logic control. The measured chip achieves power-efficiencies of 2.8–6.6fJ/conversion-step at 2MS/s and 0.7V supply. The FOM is maintained down to kS/s-range as the leakage is only 2nW.",
author = "P.J.A. Harpe and G. Dolmans and K.J.P. Philips and {Groot, de}, H.W.H.",
year = "2012",
doi = "10.1109/ESSCIRC.2012.6341363",
language = "English",
pages = "373--376",
booktitle = "Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Harpe, PJA, Dolmans, G, Philips, KJP & Groot, de, HWH 2012, A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes. in Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France. Institute of Electrical and Electronics Engineers, Piscataway, pp. 373-376, 38th European Solid-State Circuits Conference (ESSCIRC 2012), Bordeaux, France, 17/09/12. https://doi.org/10.1109/ESSCIRC.2012.6341363

A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes. / Harpe, P.J.A.; Dolmans, G.; Philips, K.J.P.; Groot, de, H.W.H.

Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France. Piscataway : Institute of Electrical and Electronics Engineers, 2012. p. 373-376.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes

AU - Harpe, P.J.A.

AU - Dolmans, G.

AU - Philips, K.J.P.

AU - Groot, de, H.W.H.

PY - 2012

Y1 - 2012

N2 - This paper presents a flexible SAR ADC in 90nm CMOS for wireless sensor nodes. By supporting resolutions from 7 to 10bit and sample rates from DC to 2MS/s, this design can be used for a variety of applications such as sensor interfacing and receiver frontends. Flexibility is achieved by a reconfigurable comparator and a reconfigurable DAC. Compared to prior art, this work substantially improves power-efficiency and enables low-voltage operation by employing a pseudo-differential DAC switching scheme, offset compensation and simplified asynchronous logic control. The measured chip achieves power-efficiencies of 2.8–6.6fJ/conversion-step at 2MS/s and 0.7V supply. The FOM is maintained down to kS/s-range as the leakage is only 2nW.

AB - This paper presents a flexible SAR ADC in 90nm CMOS for wireless sensor nodes. By supporting resolutions from 7 to 10bit and sample rates from DC to 2MS/s, this design can be used for a variety of applications such as sensor interfacing and receiver frontends. Flexibility is achieved by a reconfigurable comparator and a reconfigurable DAC. Compared to prior art, this work substantially improves power-efficiency and enables low-voltage operation by employing a pseudo-differential DAC switching scheme, offset compensation and simplified asynchronous logic control. The measured chip achieves power-efficiencies of 2.8–6.6fJ/conversion-step at 2MS/s and 0.7V supply. The FOM is maintained down to kS/s-range as the leakage is only 2nW.

U2 - 10.1109/ESSCIRC.2012.6341363

DO - 10.1109/ESSCIRC.2012.6341363

M3 - Conference contribution

SP - 373

EP - 376

BT - Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Harpe PJA, Dolmans G, Philips KJP, Groot, de HWH. A 0.7V 7-to-10bit 0-to-2MS/s Flexible SAR ADC for Ultra Low-Power Wireless Sensor Nodes. In Proceedings of the 42nd European Solid-State Circuits Conference (ESSCIRC 2012), 17-21 September 2012, Bordeaux, France. Piscataway: Institute of Electrical and Electronics Engineers. 2012. p. 373-376 https://doi.org/10.1109/ESSCIRC.2012.6341363