A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Abstract

This work presents a small-size 10b 10MS/s SAR ADC with an integrated passive anti-aliasing filter, consuming 39.2μW overall in 65nm CMOS. A new DAC layout technique is used to achieve better matching without using area-expensive unit elements, resulting in a minimum ADC chip area of 36×36μm while achieving 9.18b ENOB. A 4× time-interleaved 15-tap passive FIR filter is implemented with switched-capacitors, realizing >42dB out-of-band rejection and 4× decimation, while occupying only 53× 90μm. Both components are not only small in chip area, but also offer competitive power-efficiency.

LanguageEnglish
Title of host publication2019 IEEE Custom Integrated Circuits Conference, CICC 2019
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Number of pages4
ISBN (Electronic)978-1-5386-9395-7
DOIs
StatePublished - 1 Apr 2019
Event40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019 - Austin, United States
Duration: 14 Apr 201917 Apr 2019

Conference

Conference40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019
CountryUnited States
CityAustin
Period14/04/1917/04/19

Fingerprint

Anti-aliasing
Passive filters
FIR filters
Capacitors

Cite this

Harpe, P. J. A. (2019). A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter. In 2019 IEEE Custom Integrated Circuits Conference, CICC 2019 [8780319] Piscataway: Institute of Electrical and Electronics Engineers. DOI: 10.1109/CICC.2019.8780319
Harpe, Pieter J.A./ A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter. 2019 IEEE Custom Integrated Circuits Conference, CICC 2019. Piscataway : Institute of Electrical and Electronics Engineers, 2019.
@inproceedings{0a2f725441994065ba7661da9399d405,
title = "A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter",
abstract = "This work presents a small-size 10b 10MS/s SAR ADC with an integrated passive anti-aliasing filter, consuming 39.2μW overall in 65nm CMOS. A new DAC layout technique is used to achieve better matching without using area-expensive unit elements, resulting in a minimum ADC chip area of 36×36μm while achieving 9.18b ENOB. A 4× time-interleaved 15-tap passive FIR filter is implemented with switched-capacitors, realizing >42dB out-of-band rejection and 4× decimation, while occupying only 53× 90μm. Both components are not only small in chip area, but also offer competitive power-efficiency.",
author = "Harpe, {Pieter J.A.}",
year = "2019",
month = "4",
day = "1",
doi = "10.1109/CICC.2019.8780319",
language = "English",
booktitle = "2019 IEEE Custom Integrated Circuits Conference, CICC 2019",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Harpe, PJA 2019, A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter. in 2019 IEEE Custom Integrated Circuits Conference, CICC 2019., 8780319, Institute of Electrical and Electronics Engineers, Piscataway, 40th Annual IEEE Custom Integrated Circuits Conference, CICC 2019, Austin, United States, 14/04/19. DOI: 10.1109/CICC.2019.8780319

A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter. / Harpe, Pieter J.A.

2019 IEEE Custom Integrated Circuits Conference, CICC 2019. Piscataway : Institute of Electrical and Electronics Engineers, 2019. 8780319.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter

AU - Harpe,Pieter J.A.

PY - 2019/4/1

Y1 - 2019/4/1

N2 - This work presents a small-size 10b 10MS/s SAR ADC with an integrated passive anti-aliasing filter, consuming 39.2μW overall in 65nm CMOS. A new DAC layout technique is used to achieve better matching without using area-expensive unit elements, resulting in a minimum ADC chip area of 36×36μm while achieving 9.18b ENOB. A 4× time-interleaved 15-tap passive FIR filter is implemented with switched-capacitors, realizing >42dB out-of-band rejection and 4× decimation, while occupying only 53× 90μm. Both components are not only small in chip area, but also offer competitive power-efficiency.

AB - This work presents a small-size 10b 10MS/s SAR ADC with an integrated passive anti-aliasing filter, consuming 39.2μW overall in 65nm CMOS. A new DAC layout technique is used to achieve better matching without using area-expensive unit elements, resulting in a minimum ADC chip area of 36×36μm while achieving 9.18b ENOB. A 4× time-interleaved 15-tap passive FIR filter is implemented with switched-capacitors, realizing >42dB out-of-band rejection and 4× decimation, while occupying only 53× 90μm. Both components are not only small in chip area, but also offer competitive power-efficiency.

UR - http://www.scopus.com/inward/record.url?scp=85070541216&partnerID=8YFLogxK

U2 - 10.1109/CICC.2019.8780319

DO - 10.1109/CICC.2019.8780319

M3 - Conference contribution

BT - 2019 IEEE Custom Integrated Circuits Conference, CICC 2019

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Harpe PJA. A 0.0013mm2 10b 10MS/s SAR ADC with a 0.0048mm2 42dB-rejection passive FIR filter. In 2019 IEEE Custom Integrated Circuits Conference, CICC 2019. Piscataway: Institute of Electrical and Electronics Engineers. 2019. 8780319. Available from, DOI: 10.1109/CICC.2019.8780319