2GSPS 6-bit ADC for UWB receivers

Hao Gao, Peter Baltus, Qiao Meng

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

1 Citation (Scopus)
1 Downloads (Pure)

Abstract

This paper presents a design of high-speed flash analog-to-digital converter (ADC) in 0.13-μm CMOS technology for ultra wide band (UWB) receivers. The flash ADC is suitable for the high speed and low resolution application because of its fast speed and simple structure. In the ultra high speed situation, the track and hold amplifier and the comparator is the bottle neck for the whole ADC. In this paper the sense amplifier based comparator and the symmetric S-R latch can improve the performance of comparator thus will improve the performance of the whole ADC. Compared with the traditional comparator, the proposed comparator runs faster and provides more stable output even at the 2GHz sampling frequency. The proposed Flash ADC achieves 5.4-bit effective number of bits (ENOB) for input signal of 100MHz at 2GSample/sec. And the power consumption is 124.03mW with 1.2V supply voltage.

Original languageEnglish
Title of host publication2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China
Place of PublicationPiscataway
PublisherInstitute of Electrical and Electronics Engineers
Pages130-134
Number of pages5
Volume1
ISBN (Print)978-1-4244-6352-7
DOIs
Publication statusPublished - 2010
Event2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China - Nanjing, China
Duration: 17 Sep 201020 Sep 2010

Conference

Conference2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China
CountryChina
CityNanjing
Period17/09/1020/09/10

Fingerprint

Digital to analog conversion
Bottles
Electric power utilization
Sampling
Electric potential

Cite this

Gao, H., Baltus, P., & Meng, Q. (2010). 2GSPS 6-bit ADC for UWB receivers. In 2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China (Vol. 1, pp. 130-134). [5607114] Piscataway: Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/ISSSE.2010.5607114
Gao, Hao ; Baltus, Peter ; Meng, Qiao. / 2GSPS 6-bit ADC for UWB receivers. 2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China. Vol. 1 Piscataway : Institute of Electrical and Electronics Engineers, 2010. pp. 130-134
@inproceedings{3ceed07c6ad24b6e8bc24bb9116a033c,
title = "2GSPS 6-bit ADC for UWB receivers",
abstract = "This paper presents a design of high-speed flash analog-to-digital converter (ADC) in 0.13-μm CMOS technology for ultra wide band (UWB) receivers. The flash ADC is suitable for the high speed and low resolution application because of its fast speed and simple structure. In the ultra high speed situation, the track and hold amplifier and the comparator is the bottle neck for the whole ADC. In this paper the sense amplifier based comparator and the symmetric S-R latch can improve the performance of comparator thus will improve the performance of the whole ADC. Compared with the traditional comparator, the proposed comparator runs faster and provides more stable output even at the 2GHz sampling frequency. The proposed Flash ADC achieves 5.4-bit effective number of bits (ENOB) for input signal of 100MHz at 2GSample/sec. And the power consumption is 124.03mW with 1.2V supply voltage.",
author = "Hao Gao and Peter Baltus and Qiao Meng",
year = "2010",
doi = "10.1109/ISSSE.2010.5607114",
language = "English",
isbn = "978-1-4244-6352-7",
volume = "1",
pages = "130--134",
booktitle = "2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

Gao, H, Baltus, P & Meng, Q 2010, 2GSPS 6-bit ADC for UWB receivers. in 2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China. vol. 1, 5607114, Institute of Electrical and Electronics Engineers, Piscataway, pp. 130-134, 2010 International Symposium on Signals, Systems and Electronics (ISSSE 2010), September 17-20, 2010, Nanjing, China, Nanjing, China, 17/09/10. https://doi.org/10.1109/ISSSE.2010.5607114

2GSPS 6-bit ADC for UWB receivers. / Gao, Hao; Baltus, Peter; Meng, Qiao.

2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China. Vol. 1 Piscataway : Institute of Electrical and Electronics Engineers, 2010. p. 130-134 5607114.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

TY - GEN

T1 - 2GSPS 6-bit ADC for UWB receivers

AU - Gao, Hao

AU - Baltus, Peter

AU - Meng, Qiao

PY - 2010

Y1 - 2010

N2 - This paper presents a design of high-speed flash analog-to-digital converter (ADC) in 0.13-μm CMOS technology for ultra wide band (UWB) receivers. The flash ADC is suitable for the high speed and low resolution application because of its fast speed and simple structure. In the ultra high speed situation, the track and hold amplifier and the comparator is the bottle neck for the whole ADC. In this paper the sense amplifier based comparator and the symmetric S-R latch can improve the performance of comparator thus will improve the performance of the whole ADC. Compared with the traditional comparator, the proposed comparator runs faster and provides more stable output even at the 2GHz sampling frequency. The proposed Flash ADC achieves 5.4-bit effective number of bits (ENOB) for input signal of 100MHz at 2GSample/sec. And the power consumption is 124.03mW with 1.2V supply voltage.

AB - This paper presents a design of high-speed flash analog-to-digital converter (ADC) in 0.13-μm CMOS technology for ultra wide band (UWB) receivers. The flash ADC is suitable for the high speed and low resolution application because of its fast speed and simple structure. In the ultra high speed situation, the track and hold amplifier and the comparator is the bottle neck for the whole ADC. In this paper the sense amplifier based comparator and the symmetric S-R latch can improve the performance of comparator thus will improve the performance of the whole ADC. Compared with the traditional comparator, the proposed comparator runs faster and provides more stable output even at the 2GHz sampling frequency. The proposed Flash ADC achieves 5.4-bit effective number of bits (ENOB) for input signal of 100MHz at 2GSample/sec. And the power consumption is 124.03mW with 1.2V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=78650317923&partnerID=8YFLogxK

U2 - 10.1109/ISSSE.2010.5607114

DO - 10.1109/ISSSE.2010.5607114

M3 - Conference contribution

AN - SCOPUS:78650317923

SN - 978-1-4244-6352-7

VL - 1

SP - 130

EP - 134

BT - 2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China

PB - Institute of Electrical and Electronics Engineers

CY - Piscataway

ER -

Gao H, Baltus P, Meng Q. 2GSPS 6-bit ADC for UWB receivers. In 2010 International Symposium on Signals, Systems and Electronics (ISSSE), 17-20 September 2010, Nanjing, China. Vol. 1. Piscataway: Institute of Electrical and Electronics Engineers. 2010. p. 130-134. 5607114 https://doi.org/10.1109/ISSSE.2010.5607114