160-Gb/s Optical packet switching subsystem with a monolithic optical phased-array switch

I.M. Soganci, N. Calabretta, T. Tanemura, W. Wang, O. Raz, K. Higuchi, K.A. Williams, T. Vries, de, H.J.S. Dorren, Y. Nakano

Research output: Contribution to journalArticleAcademicpeer-review

13 Citations (Scopus)
2 Downloads (Pure)

Abstract

1 × 8 and 1 × 16 optical packet switching (OPS) node subsystems are demonstrated. The OPS node consists of a 1 × N monolithically integrated InP optical phased-array switch, an electronic switch controller, and a label extractor/eraser that utilizes cascaded reflective fiber Bragg gratings. In-band parallel labels are employed to encode the address information. 160-Gb/s optical time-domain-multiplexed packets are dynamically switched to 8 and 16 outputs with power penalties of 0.5 and 0.7 dB, respectively.
Original languageEnglish
Pages (from-to)817-819
Number of pages3
JournalIEEE Photonics Technology Letters
Volume22
Issue number11
DOIs
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of '160-Gb/s Optical packet switching subsystem with a monolithic optical phased-array switch'. Together they form a unique fingerprint.

Cite this