If you made any changes in Pure these will be visible here soon.

Personal profile

Education/Academic qualification

Electrical engineering, Master, Delft University of Technology

1 Sep 20121 Mar 2015

Electrical engineering, Bachelor, Tianjin University

1 Sep 20081 Jul 2012

Fingerprint Dive into the research topics where Qilong Liu is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 7 Similar Profiles
Ultra-wideband (UWB) Engineering & Materials Science
Modulators Engineering & Materials Science
Transistors Engineering & Materials Science
Bandwidth Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Sampling Engineering & Materials Science
Clock distribution networks Engineering & Materials Science
Feedback Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 2017 2018

  • 2 Citations
  • 3 Conference contribution
1 Citation (Scopus)
3 Downloads (Pure)

A 1.9 mW 250 MHz Bandwidth Continuous-Time ΣΔ Modulator for Ultra-Wideband Applications

Neofytou, M., Zhou, M., Bolatkale, M., Liu, Q., Zhang, C., Radulov, G., Baltus, P. & Breems, L., 26 Apr 2018, 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings. Piscataway: Institute of Electrical and Electronics Engineers, 5 p. 8351046

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Ultra-wideband (UWB)
Modulators
Bandwidth
Electric power utilization
Clock distribution networks
1 Citation (Scopus)
2 Downloads (Pure)

A 2 GHz 0.98 mW 4-bit SAR-based quantizer with ELD compensation in an UWB CT ΣΔ modulator

Zhou, M., Neofytou, M., Bolatkale, M., Liu, Q., Zhang, C., Cenci, P., Radulov, G., Baltus, P. & Breems, L., 26 Apr 2018, 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018 - Proceedings. Piscataway: Institute of Electrical and Electronics Engineers, 5 p. 8350889

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Ultra-wideband (UWB)
Modulators
Transistors
Electric power utilization
Capacitors
1 Downloads (Pure)

Current-mode multi-path excess loop delay compensation for GHz sampling CT ΣΔ ADCs

Zhang, C., Breems, L. J., Radulov, G. I., Bolatkale, M., Liu, Q., Hegt, J. A. & van Roermund, A. H. M., 29 May 2017, IEEE International Symposium on Circuits and Systems 2017 (ISCAS), 28-31 May 2017, Baltimore, USA. Piscataway: Institute of Electrical and Electronics Engineers, p. 547-550 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

Sampling
Transistors
Feedback
Bandwidth
Networks (circuits)

Courses

Advanced CMOS design

1/09/15 → …

Course