Content available in repository
Content available in repository
Personal profile
Education/Academic qualification
Electrical engineering, Master, Microelectronics, Delft University of Technology
1 Sept 2012 → 1 Mar 2015
Electrical engineering, Bachelor, Electronic since and technology, Tianjin University
1 Sept 2008 → 1 Jul 2012
Fingerprint
Dive into the research topics where Qilong Liu is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
A 158-mW 360-MHz BW 68-dB DR Continuous-Time 1-1-1 Filtering MASH ADC in 40-nm CMOS
Liu, Q., Breems, L. J., Bajoria, S., Bolatkale, M., Rutten, R. & Radulov, G., 1 Dec 2022, In: IEEE Journal of Solid-State Circuits. 57, 12, p. 3781-3793 13 p.Research output: Contribution to journal › Article › Academic › peer-review
Open AccessFile34 Downloads (Pure) -
A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH ΔΣ ADC in 40nm CMOS
Liu, Q., Breems, L., Zhang, C., Bajoria, S., Bolatkale, M., Rutten, R. & Radulov, G., 17 Mar 2022, 2022 IEEE International Solid-State Circuits Conference (ISSCC 2022). Institute of Electrical and Electronics Engineers, p. 414-416 3 p. 9731789Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
3 Citations (Scopus)6 Downloads (Pure) -
A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS
Zhang, C., Breems, L., Liu, Q., Radulov, G., Bolatkale, M., Bajoria, S., Rutten, R. & Van Roermund, A. H. M., 26 Oct 2021, ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC). Institute of Electrical and Electronics Engineers, p. 491-494 4 p. 9567777Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
3 Citations (Scopus) -
Analysis of the inter-stage signal leakage in wide BW low OSR and high DR CT MASH ΔΣM
Liu, Q., Breems, L. J., Bajoria, S., Bolatkale, M., Zhang, C. & Radulov, G. I., 28 Sept 2020, 2020 IEEE International Symposium on Circuits and Systems, ISCAS 2020 - Proceedings. Institute of Electrical and Electronics Engineers, 5 p. 9180951Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
4 Citations (Scopus)2 Downloads (Pure) -
Novel Baseband Analog Beamforming through Resistive DACs and Sigma Delta Modulators
Ringeling, S., Steinebach, L., Liu, Q., Zhang, C., Bajoria, S., Bolatkale, M., Breems, L. & Radulov, G., Sept 2020, ECCTD 2020 - 24th IEEE European Conference on Circuit Theory and Design. Institute of Electrical and Electronics Engineers, 4 p. 9218408Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review