If you made any changes in Pure these will be visible here soon.

Personal profile

External positions

Investigador Auxiliar (Assistant Researcher), CISTER Research Centre/INESC-TEC

27 Mar 201929 Feb 2020

Research Scientist, CISTER Research Centre/INESC-TEC

1 May 201327 Mar 2019

Fingerprint Dive into the research topics where Geoffrey Nelissen is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output

A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling

Casini, D., Biondi, A., Nelissen, G. & Buttazzo, G., Apr 2020, Proceedings - 2020 IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2020. Institute of Electrical and Electronics Engineers, p. 239-252 14 p. 9113115

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

  • Correspondence article: a correction of the reduction-based schedulability analysis for APA scheduling

    Gujarati, A., Cerqueira, F., Brandenburg, B. B. & Nelissen, G., 15 Jan 2019, In : Real-Time Systems. 55, 1, p. 136-143 8 p.

    Research output: Contribution to journalLetterAcademicpeer-review

    From code to weakly hard constraints: A pragmatic end-to-end toolchain for timed C

    Natarajan, S., Nasri, M., Broman, D., Brandenburg, B. B. & Nelissen, G., Dec 2019, Proceedings - 2019 IEEE 40th Real-Time Systems Symposium, RTSS 2019. Institute of Electrical and Electronics Engineers, p. 167-180 14 p. 9052188. (Proceedings - Real-Time Systems Symposium; vol. 2019-December).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

  • Many suspensions, many problems: a review of self-suspending tasks in real-time systems

    Chen, J. J., Nelissen, G., Huang, W. H., Yang, M., Brandenburg, B., Bletsas, K., Liu, C., Richard, P., Ridouard, F., Audsley, N., Rajkumar, R., de Niz, D. & von der Brüggen, G., 15 Jan 2019, In : Real-Time Systems. 55, 1, p. 144-207 64 p.

    Research output: Contribution to journalReview articleAcademicpeer-review

    Open Access
  • 4 Citations (Scopus)

    Memory Feasibility Analysis of Parallel Tasks Running on Scratchpad-Based Architectures

    Casini, D., Biondi, A., Nelissen, G. & Buttazzo, G., 7 Jan 2019, Proceedings - 39th IEEE Real-Time Systems Symposium, RTSS 2018. Institute of Electrical and Electronics Engineers, p. 312-324 13 p. 8603223. (Proceedings - Real-Time Systems Symposium; vol. 2018-December).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

  • 3 Citations (Scopus)