Debashis Dhar, MSc

  • 29
    Citations
20172018

Content available in repository

If you made any changes in Pure these will be visible here soon.

Personal profile

Quote

I am designing a Phase-Locked Loop (PLL) based frequency synthesizer for 60 GHz FMCW radar. The single-chip radars will be used to form a phased-array radar for imaging. My research focus is to synchronize the phases of the PLL output signals from different chips.

Education/Academic qualification

Electrical engineering, Master, Korea University

20092011

Computer systems, architectures, networks, Bachelor, Bangladesh University of Engineering and Technology

20022007

External positions

Analog Design Engineer, DOESTEK Co. Ltd.

20112015