Projects per year
Organisation profile
Introduction / mission
In our research on data converters we focus on the contradicting demands of high speed, high accuracy, small size and low power consumption of analog-to-digital (AD) and digital-to-analog (DA) converters, with a special emphasis on the Sigma-Delta Modulation. In many of our converters, ‘smartness’ plays an important role. Smart and flexible AD and DA conversion implies on-chip intelligence, context awareness and adaptation to user and application conditions, ambient situations and actual system status. These converters can test themselves, measure own performance and calibrate themselves, such that their performance can be optimized for the specific situation and can be kept optimal under changing situations. Our ambitions are to enable massive integration of data converters for phased-array transceivers with hybrid and digital beamforming and for future Artificial Intelligence systems.
Organisation profile
Important for our research are data converters based on sigma-delta modulation (SDM). We are working on the improvement of smart SDMs by applying our new limit-cycle theory to optimally correct their loop filters, their feedback DA converters and for stability estimation. We found new incremental methods, including a new decoding technique for highly accurate DC sensing with SDMs. In parallel we do research on ultra-high-speed SDM AD converters, using novel architectures that significantly relax the design requirements for meta-stability errors, for excess loop delay and for DAC jitter.
We derive and implement very high-speed high-resolution AD converter architectures, using a novel parallel sampling technique, exploiting information about the input signal distribution function.
Furthermore we focus on very low power AD converters with world record precision, based on oversampled successive approximation, including various techniques for noise reduction and linearity enhancement. In collaboration with Holst Centre, AD converters for implantable medical applications, and flexible-speed AD converters for multi-standard radio are implemented.
To enable future multicarrier GSM applications, we do research on extremely linear mixing DA converters for large signal bandwidths and output RF frequencies of 2-4GHz and beyond.
Advanced technologies, such as FinFET are explored to draw conclusions for future designs of data converters.
Fingerprint
Collaborations and top research areas from the last five years
Profiles
-
Daan Dekker, MSc
- Electrical Engineering, Integrated Circuits - Doctoral Candidate-TA
- Electrical Engineering, Wideband Data Converters Lab
Person: Prom. : doctoral candidate (PhD), OWP : University Teacher / Researcher
-
Ronald Janssen
- Electrical Engineering, Integrated Circuits - Doctoral Candidate
- Electrical Engineering, Wideband Data Converters Lab
Person: Prom. : doctoral candidate (PhD)
-
Niek Kesteloo
- Electrical Engineering, Integrated Circuits - Doctoral Candidate
- Electrical Engineering, Wideband Data Converters Lab
Person: Prom. : doctoral candidate (PhD)
-
TKI-HTSM21.0329/2112P12 Mi-RAYS: Multi-mode high-resolution automotive radar with dense analog to information converter arrays
Vidojkovic, V. (Project Manager), Radulov, G. I. (Project member), Schalk, R. (Project member), Dekker, D. (Project member) & van Dommele, A. R. (Project member)
1/10/21 → 21/12/26
Project: Third tier
-
TKI NXP Smart Mobility (MsM) - Mini Impuls
Matters-Kammerer, M. K. (Project Manager), Rosenmuller, D. (Project member), van de Ven, B. (Project member), van der Hagen, D. (Contact Person invoices), van der Hagen, D. (Project communication officer) & Radulov, G. I. (Project member)
2/01/18 → 30/11/23
Project: Research direct
-
32.6 A 76-to-81GHz Direct-Digital 7b 14GS/s Double-Balanced I/Q Mixing-DAC Radar-Waveform Synthesizer
Neofytou, M., Doris, K., Ganzerli, M., Lont, M. & Radulov, G. I., 13 Mar 2024, 2024 IEEE International Solid-State Circuits Conference, ISSCC 2024. Institute of Electrical and Electronics Engineers, p. 530-532 3 p. 10454561. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; vol. 67).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
Open AccessFile1 Citation (Scopus)9 Downloads (Pure) -
A 7.3 mW 200 MHz-BW 4-element Passive-Beamforming Continuous-Time ΔΣ ADC with >30dB Spatial Interferer Suppression
Schalk, R., van Mourik, P., Liu, Q., Bajoria, S., Kong, W., Radulov, G. I. & Breems, L. J., 23 Oct 2024, 2024 IEEE European Solid-State Electronics Research Conference (ESSERC). Institute of Electrical and Electronics Engineers, p. 641-644 4 p. 10719548Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
-
Qualitative Assessment Guidelines for MSc Graduation Projects in Electrical Engineering
Radulov, G. I., Serra, R., Basten, A. A., Martinez, C. & Greijmans, M., 20 Jul 2023, EAEEIE 2023: Proceedings of the 2023 32nd Annual Conference of the European Association for Education in Electrical and Information Engineering (EAEEIE) . van der Aa, N. (ed.). Institute of Electrical and Electronics Engineers, p. 1-6 6 p. 10181593Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Academic › peer-review
Open AccessFile64 Downloads (Pure)