In our research on data converters we focus on the contradicting demands of high speed, high accuracy and low power consumption of analog-to-digital (AD) and digital-to-analog (DA) converters. In many of our converters, ‘smartness’ plays an important role. Smart AD and DA conversion implies on-chip intelligence, context awareness and adaptation to user and application conditions, ambient situations and actual system status. These converters are able to test themselves, measure their performance and calibrate themselves, such that their performance can be optimized for the specific situation and can be kept optimal under changing situations.

Important for our research are data converters based on sigma-delta modulation (SDM). We are working on the improvement of smart SDMs by applying our new limit-cycle theory to optimally correct their loop filters, their feedback DA converters and for stability estimation. We found new incremental methods, including a new decoding technique for highly accurate DC sensing with SDMs. In parallel we do research on ultra-high-speed SDM AD converters, using novel architectures that significantly relax the design requirements for meta-stability errors, for excess loop delay and for DAC jitter.

We derive and implement very high-speed high-resolution AD converter architectures, using a novel parallel sampling technique, exploiting information about the input signal distribution function.

Furthermore we focus on very low power AD converters with world record precision, based on oversampled successive approximation, including various techniques for noise reduction and linearity enhancement. In collaboration with Holst Centre, AD converters for implantable medical applications, and flexible-speed AD converters for multi-standard radio are implemented.

To enable future multicarrier GSM applications, we do research on extremely linear mixing DA converters for large signal bandwidths and output RF frequencies of 2-4GHz and beyond.
Advanced technologies, such as FinFET are explored to draw conclusions for future designs of data converters.